A STUDY ON MULTIVIBRATOR AND THEIR TYPES

Shrimannarayan Jee M.Sc. University Department of Physics (T.M.B.U. BHAGALPUR, BIHAR 812007)

Multivibrators

Individual **Sequential Logic** circuits can be used to build more complex circuits such as Counters, Shift Registers, Latches or Memories etc, but for these types of circuits to operate in a "Sequential" way, they require the addition of a **clock pulse** or timing signal to cause them to change their state. Clock pulses are generally square shaped waves that are produced by a single pulse generator circuit such as a **Multivibrator** which oscillates between a "HIGH" and a "LOW" state and generally has an even 50% duty cycle, that is it has a 50% "ON" time and a 50% "OFF" time. Sequential logic circuits that use the clock signal for synchronization may also change their state on either the rising or falling edge, or both of the actual clock signal. There are basically three types of pulse generation circuits depending on the number of stable states.

- Astable has **NO** stable states but switches continuously between two states this action produces a train of square wave pulses at a fixed frequency.
- Monostable has only **ONE** stable state and if triggered externally, it returns back to its first stable state.
- Bistable has **TWO** stable states that produces a single pulse either positive or negative in value.

IC 555 TIMER

The 555 timer IC was first introduced around 1971 by the Signetics Corporation as the SE555/NE555 and was called **"The IC Time Machine"** and was also the very first and only commercial timer IC available. It provided circuit designers with a relatively cheap, stable, and user-friendly integrated circuit for timer and multivibrator applications. These ICs come in two packages, either the round metal-can called the T package or the more familiar 8-pin DIP 'V' package as shown in figure below. The IC comprises of 23 transistors, 2 diodes and 16 resistors

Vol. 9 Issue 4, April 2019,

ISSN: 2249-0558 Impact Factor: 7.119

Journal Homepage: http://www.ijmra.us, Email: editorijmie@gmail.com

Double-Blind Peer Reviewed Refereed Open Access International Journal - Included in the International Serial Directories Indexed & Listed at: Ulrich's Periodicals Directory ©, U.S.A., Open J-Gate as well as in Cabell's Directories of Publishing Opportunities, U.S.A



The pin connections are as follows:

- 1. Ground.
- 2. Trigger input
- 3. Output.
- 4. Reset input.
- 5. Control voltage.
- 6. Threshold input.
- 7. Discharge.
- 8. $+V_{cc}$. +5 to +15 volts in normal use.

Pinl: Ground. All voltages are measured with respect to this terminal.

Pin2: Trigger. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin. When a negative going pulse of amplitude greater than $1/3 V_{cc}$ is applied to this pin, the output of the timer high. The output remains high as long as the trigger terminal is held at a low voltage.

Vol. 9 Issue 4, April 2019,

ISSN: 2249-0558 Impact Factor: 7.119

Journal Homepage: http://www.ijmra.us, Email: editorijmie@gmail.com

Double-Blind Peer Reviewed Refereed Open Access International Journal - Included in the International Serial Directories Indexed & Listed at: Ulrich's Periodicals Directory ©, U.S.A., Open J-Gate as well as in Cabell's Directories of Publishing Opportunities, U.S.A

Pin3: Output. The output of the timer is measured here with respect to ground. There are two ways by which a load can be connected to the output terminal: either between pin 3 and ground or between pin3 and supply voltage $+V_{cc}$. When the output is low the load current flows through the load connected between pin3 and $+V_{cc}$ into the output terminal and is called sink current. The current through the grounded load is zero when the output is low. For this reason the load connected between pin 3 and $+V_{cc}$ is called the *normally on load* (we will use this for our circuit) and that connected between pin 3 and ground is called *normally off-load*. On the other hand, when the output is high the current through the load connected between pin 3 and $+V_{cc}$ is called the *normally off-load*. On the other hand, when the output is high the current through the load connected between pin 3 and $+V_{cc}$ is called *normally off-load*. On the other hand, when the output is high the current through the load connected between pin 3 and $+V_{cc}$ is zero. The output terminal supplies current to the normally off load. This current is called source current. The maximum value of sink or source current is 200mA.

Pin4: Reset. The 555 timer can be reset (*disabled*) by applying a negative pulse to this pin. When the reset function is not in use, the reset terminal should be connected to $+V_{cc}$ to avoid any possibility of false triggering.

Pin5: Control Voltage. An external voltage applied to this terminal changes the threshold as well as trigger voltage. Thus by imposing a voltage on this pin or by connecting a pot between this pin and ground, the pulse width of the output waveform can be varied. When not used, the control pin should be bypassed to ground with a 0.01μ F Capacitor to prevent any noise problems.

Pin6: Threshold. When the voltage at this pin is greater than or equal to the threshold voltage 2/3 V_{cc}, the output of the timer low.

Pin7: Discharge. This pin is connected internally to the collector of transistor Q. When the output is high Q is OFF and acts as an open circuit to external capacitor C connected across it. On the other hand, when the output is low, Q is saturated and acts as a short circuit, shorting out the external capacitor C to ground.

Pin8: $+V_{cc}$. The supply voltage of +5V to +18V is applied to this pin with respect to ground.

However, if the threshold input (pin 6) is now raised above +(2/3)Voc, the output will return to ground and the discharge transistor will be turned on again. When the threshold input returns to ground, the IC will remain in this state, which was the original state when we started this analysis. The easiest way to allow the threshold voltage (pin 6) to gradually rise to +(2/3) V_{cc} is to connect it

externally to a capacitor being allowed to charge through a resistor. In this way we can adjust the R and C values for almost any time interval we might want.

IC 555 Timer as Multivibrator

The 555 can operate in either mono/bi-stable or astable mode, depending on the connections to and the arrangement of the external components. Thus, it can either produce a single pulse when triggered, or it can produce a continuous pulse train as long as it remains powered.

Astable multivibrator

These circuits are not stable in any state and switch outputs after predetermined time periods. The result of this is that the output is a continuous square/rectangular wave with the properties depending on values of external resistors and capacitors. Thus, while designing these circuits following parameters need to be determined:

- 1. Frequency (or the time period) of the wave.
- 2. The duty cycle of the wave.



Figure 1: A rectangular waveform

Referring to the above figure of a rectangular waveform, the time period of the pulse is defined as T and duration of the pulse (ON time) is τ . Duty cycle can be defined as the On time/Period that is, τ/T in the above figure. Obviously, a duty cycle of 50% will yield a square wave.

The key external component of the **astable timer** is the *capacitor*. An astable multivibrator can be designed as shown in the circuit diagram (with typical component values)

International Journal of Management, IT & Engineering Vol. 9 Issue 4, April 2019, ISSN: 2249-0558 Impact Factor: 7.119 Journal Homepage: <u>http://www.ijmra.us</u>, Email: editorijmie@gmail.com Double-Blind Peer Reviewed Refereed Open Access International Journal - Included in the International Serial Directories Indexed & Listed at: Ulrich's Periodicals Directory ©, U.S.A., Open J-Gate as well as in Cabell's Directories of Publishing Opportunities, U.S.A

using IC 555, for a duty cycle of more than 50%. The corresponding voltage across the capacitor and voltage at output is also shown. The astable function is achieved by charging/discharging a capacitor through resistors connected, respectively, either to Voc or GND. Switching between the charging and discharging modes is handled by resistor divider R1-R3, two Comparators, and an RS Flip-Flop in IC 555. The upper or lower comparator simply generates a positive pulse if V_c goes above 2/3 V_{cc} or below 1/3 V_{cc} . And these positive pulses either SET or RESET the Q output.

The time for charging C from 1/3 to 2/3 V_{cc} , i.e, **ON Time = 0.693 (R_A + R_B). C**

The time for discharging C from 2/3 to 1/3 V_{cc} , i.e. **OFF Time = 0.693 R_B.** C

To get the total oscillation period, just add the two:

$$T_{osc} = 0.693 \cdot (R_A + R_B) \cdot C + 0.693 \cdot (R_B) \cdot C = 0.693 \cdot (R_A + 2.R_B) \cdot C$$

Thus,

$$f_{osc} = 1/T_{osc} = 1.44/(R_A + 2.R_B).C$$

Duty cycle =
$$R_A + R_B/R_A + 2.R_B$$

Circuit Diagram:



Monostable multivibrator

Monostable multivibrator often called a *one shot multivibrator* is a pulse generating circuit in which the duration of this pulse is determined by the RC network connected externally to

International Journal of Management, IT & Engineering Vol. 9 Issue 4, April 2019, ISSN: 2249-0558 Impact Factor: 7.119 Journal Homepage: <u>http://www.ijmra.us</u>, Email: editorijmie@gmail.com Double-Blind Peer Reviewed Refereed Open Access International Journal - Included in the International Serial Directories Indexed & Listed at: Ulrich's Periodicals Directory ©, U.S.A., Open J-Gate as well as in Cabell's Directories of Publishing Opportunities, U.S.A

the 555 timer. In a stable or standby state, the output of the circuit is approximately zero or a logiclow level. When external trigger pulse is applied (See circuit diagram) output is forced to go high ($\sim V_{cc}$). The time for which output remains high is determined by the external RC network connected to the timer. At the end of the timing interval, the output automatically reverts back to its logic-low stable state. The output stays low until trigger pulse is again applied. Then the cycle repeats. The monostable circuit has only one stable state (*output low*) hence the name *monostable*.

Initially when the circuit is in the stable state i.e, when the output is low, transistor Q in IC 555 is ON and the capacitor C is shorted out to ground. Upon the application of a negative trigger pulse to pin 2, transistor Q is turned OFF, which releases the short circuit across the external capacitor C and drives the output high. The capacitor C now starts charging up towards V_{cc} through R. When the voltage across the capacitor equals 2/3 V_{cc} , the upper comparator's (see schematics of IC 555) output switches from low to high, which in turn drives the output to its low state via the output of the flip-flop. At the same time the output of the flip-flop turns transistor Q ON and hence the capacitor C rapidly discharges through the transistor. The output of the monostable remains low until a trigger pulse is again applied. Then the cycle repeats. The pulse width of the trigger input must be smaller than the expected pulse width of the output waveform. Also the trigger pulse must be a negative going input signal with amplitude larger than 1/3 V_{cc} (Why?). The pulse width can be calculated as (How?): **T= 1.1 R.C.**

Once triggered, the circuit's output will remain in the high state until the set time, T, elapses. The output will not change its state even if an input trigger is applied again during this time interval. The circuit can be reset during the timing cycle by applying negative pulse to the reset terminal. The output will remain in the low state until a trigger is again applied. The circuit is designed as shown in the circuit diagram, the left part of which shows how to generate negative a trigger pulse from a square wave signal.

Vol. 9 Issue 4, April 2019,

ISSN: 2249-0558 Impact Factor: 7.119

Journal Homepage: http://www.ijmra.us, Email: editorijmie@gmail.com

Double-Blind Peer Reviewed Refereed Open Access International Journal - Included in the International Serial Directories Indexed & Listed at: Ulrich's Periodicals Directory ©, U.S.A., Open J-Gate as well as in Cabell's Directories of Publishing Opportunities, U.S.A

Circuit Diagram:



Bistable Multivibrator

In these circuits, the output is stable in both the states. The states are switched using an external trigger but unlike the monostable multivibrator, it does not return back to its original state. Another trigger is needed for this to happen. This operation is similar to a flip-flop. There are no RC timing network and hence no design parameters. The following circuit can be used to design a bistable multivibrator. The trigger and reset inputs (pins 2 and 4 respectively on a 555) are held high via pull-up resistors while the threshold input (pin 6) is simply grounded. Thus configured, pulling the trigger momentarily to ground acts as a 'set' and transitions the output pin (pin 3) to V_{cc} (high state). Pulling the threshold input to supply acts as a 'reset' and transitions the output pin to ground (low state). No capacitors are required in a bistable configuration.

Vol. 9 Issue 4, April 2019,

ISSN: 2249-0558 Impact Factor: 7.119

Journal Homepage: http://www.ijmra.us, Email: editorijmie@gmail.com

Double-Blind Peer Reviewed Refereed Open Access International Journal - Included in the International Serial Directories Indexed & Listed at: Ulrich's Periodicals Directory ©, U.S.A., Open J-Gate as well as in Cabell's Directories of Publishing Opportunities, U.S.A

Circuit Diagram:



Advantages

The advantages of using a Bistable Multivibrator are as follows -

- Stores the previous output unless disturbed.
- Circuit design is simple

Disadvantages

The drawbacks of a Multivibrator are as follows -

- > Two kinds of trigger pulses are required.
- ➤ A bit costlier than other Multivibrators.

Applications

Bistable Multivibrators are used in applications such as pulse generation and digital operations like counting and storing of binary information.

References:

- LOPES R: FREIXO P: SERRADOR A, Indor prabagation models and radio planning for WLANS, INTERNATIONAL ONFFRENCE ON E- BUSINESS AND TELECOMMUNICATION Networks vol.3, 2004 pp, 87-92.
- 2. LASSABE F; CANALDA P; CHAIONNAY P; SPIES F, Indoor Wi-fi positioning techniques and systems Annals of telecommunications Vol. 64, No. 9-10, 2009 pp 651-664.
- 3. IEEE 802.11 working group, 2010 < http://grouper.ieee.org./groups/802/11 index ht M17.
- 4. SAUNDERS S.R. Antennas and propagation for wireless communication systems, John willey and sons, London 1999.
- 5. RAPPAPORT, S.T. Wireless communications; principles and practice, Pearson prentice Hall, 2008.